Key Verilog Point #3: Default Net Types You may notice that some of the variables in the Verilog code are of type wire and some are of type reg. A wire has to be constantly driven to some value.