Logic Synthesis flow | RTL Synthesis flow | RTL2GDS | Design Compiler (DC) tutorial
16:38
Logic Synthesis flow | RTL Synthesis flow | RTL2GDS | Design Compiler (DC) tutorial
36.2K viewsOct 28, 2018
YouTubeTeam VLSI
What is Logic Synthesis?
10:25
What is Logic Synthesis?
21.8K viewsMay 16, 2019
YouTubeCadence Design Systems
Logic Optimization using Yosys
14:47
Logic Optimization using Yosys
7.4K viewsMar 19, 2025
YouTubeNPTEL-NOC IITM
Logic Synthesis using Yosys
7:34
Logic Synthesis using Yosys
16K viewsMar 19, 2025
YouTubeNPTEL-NOC IITM
Lecture 57: Open-Source tool- YOSYS
31:29
Lecture 57: Open-Source tool- YOSYS
7.7K viewsApr 4, 2024
YouTubeIIT Roorkee July 2018
Tutorial 1 - High-Level Synthesis with Vivado HLS
47:18
Tutorial 1 - High-Level Synthesis with Vivado HLS
1.9K views9 months ago
YouTubeNPTEL IIT Guwahati
Logic Synthesis Part 1|| Using Cadence Genus | Complete Flow Explained | VLSI Design
2:18:19
Logic Synthesis Part 1|| Using Cadence Genus | Complete Flow Explained | VLSI Design
276 views3 months ago
YouTubeVLSI RAJA
1:01
Ungrouping in Synthesis | Flatten Hierarchy for Better Timing | Cadence Genus & DC #logiccircuit
260 views6 months ago
YouTubeMaharshi Sanand Yadav T
28:31
Lab 1 Part2 : Combinational Logic Circuits : Implementation
412 views3 months ago
YouTubeIIT Roorkee July 2018
29:12
Logic Pro: Subtractive Synthesis Explained
1.8K views4 months ago
YouTubeJono Buchanan Music
See more
Static thumbnail place holder

Short videos

Static thumbnail place holder