All
Search
Images
Videos
Shorts
Maps
News
More
Shopping
Flights
Travel
Notebook
Report an inappropriate content
Please select one of the options below.
Not Relevant
Offensive
Adult
Child Sexual Abuse
Logic Synthesis
and Verification
Logic Synthesis
Book
Logic Synthesis
Examples
Logic Synthesis
for FPGA
Logic Synthesis
Tools
Logic Synthesis
Lecture Notes
Logic Synthesis
Basics
EDA Software
Logic Synthesis
Algorithms
Molecular Electronics
Logic Synthesis
Optimization Techniques
HDL
Quantum Computing
RFID Technology
Digital Circuits
Integrated Circuits
Verilog
ASIC Design
Length
All
Short (less than 5 minutes)
Medium (5-20 minutes)
Long (more than 20 minutes)
Date
All
Past 24 hours
Past week
Past month
Past year
Resolution
All
Lower than 360p
360p or higher
480p or higher
720p or higher
1080p or higher
Source
All
Dailymotion
Vimeo
Metacafe
Hulu
VEVO
Myspace
MTV
CBS
Fox
CNN
MSN
Price
All
Free
Paid
Clear filters
SafeSearch:
Moderate
Strict
Moderate (default)
Off
Filter
Logic Synthesis
and Verification
Logic Synthesis
Book
Logic Synthesis
Examples
Logic Synthesis
for FPGA
Logic Synthesis
Tools
Logic Synthesis
Lecture Notes
Logic Synthesis
Basics
EDA Software
Logic Synthesis
Algorithms
Molecular Electronics
Logic Synthesis
Optimization Techniques
HDL
Quantum Computing
RFID Technology
Digital Circuits
Integrated Circuits
Verilog
ASIC Design
16:38
Logic Synthesis flow | RTL Synthesis flow | RTL2GDS | Design Compiler (DC) tutorial
36.2K views
Oct 28, 2018
YouTube
Team VLSI
10:25
What is Logic Synthesis?
21.8K views
May 16, 2019
YouTube
Cadence Design Systems
14:47
Logic Optimization using Yosys
7.4K views
Mar 19, 2025
YouTube
NPTEL-NOC IITM
7:34
Logic Synthesis using Yosys
16K views
Mar 19, 2025
YouTube
NPTEL-NOC IITM
31:29
Lecture 57: Open-Source tool- YOSYS
7.7K views
Apr 4, 2024
YouTube
IIT Roorkee July 2018
47:18
Tutorial 1 - High-Level Synthesis with Vivado HLS
1.9K views
9 months ago
YouTube
NPTEL IIT Guwahati
2:18:19
Logic Synthesis Part 1|| Using Cadence Genus | Complete Flow Explained | VLSI Design
276 views
3 months ago
YouTube
VLSI RAJA
1:01
Ungrouping in Synthesis | Flatten Hierarchy for Better Timing | Cadence Genus & DC #logiccircuit
260 views
6 months ago
YouTube
Maharshi Sanand Yadav T
28:31
Lab 1 Part2 : Combinational Logic Circuits : Implementation
412 views
3 months ago
YouTube
IIT Roorkee July 2018
29:12
Logic Pro: Subtractive Synthesis Explained
1.8K views
4 months ago
YouTube
Jono Buchanan Music
See more
More like this
Short videos
16:38
Logic Synthesis flow | RTL Synthesis flow | RTL2GDS | Design Compiler (DC) tutorial
36.2K views
Oct 28, 2018
YouTube
Team VLSI
10:25
What is Logic Synthesis?
21.8K views
May 16, 2019
YouTube
Cadence Design Systems
14:47
Logic Optimization using Yosys
7.4K views
Mar 19, 2025
YouTube
NPTEL-NOC IITM
7:34
Logic Synthesis using Yosys
16K views
Mar 19, 2025
YouTube
NPTEL-NOC IITM
31:29
Lecture 57: Open-Source tool- YOSYS
7.7K views
Apr 4, 2024
YouTube
IIT Roorkee July 2018
47:18
Tutorial 1 - High-Level Synthesis with Vivado HLS
1.9K views
9 months ago
YouTube
NPTEL IIT Guwahati
2:18:19
Logic Synthesis Part 1|| Using Cadence Genus | Complete Flow Explained | VLSI Design
276 views
3 months ago
YouTube
VLSI RAJA
1:01
Ungrouping in Synthesis | Flatten Hierarchy for Better Timing | Cadence Genus & DC
260 views
6 months ago
YouTube
Maharshi Sanand Yadav T
28:31
Lab 1 Part2 : Combinational Logic Circuits : Implementation
412 views
3 months ago
YouTube
IIT Roorkee July 2018
29:12
Logic Pro: Subtractive Synthesis Explained
1.8K views
4 months ago
YouTube
Jono Buchanan Music
More like this
Feedback